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Abstract 
 
Resistive switching (RS) is an interesting property shown by some materials systems 
that, especially during the last decade, has gained a lot of interest for the fabrication of 
electronic devices, with electronic non-volatile memories being those that have received most 
attention. The presence and quality of the RS phenomenon in a materials system can be 
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studied using different prototype cells, performing different experiments, displaying different 
figures of merit, and developing different computational analyses. Therefore, the real 
usefulness and impact of the findings presented in each study for the RS technology will be 
also different. This manuscript describes the most recommendable methodologies for the 
fabrication, characterization and simulation of RS devices, as well as the proper methods to 
display the data obtained. The idea is to help the scientific community to evaluate the real 
usefulness and impact of an RS study for the development of RS technology.  
 
 
1. Introduction 
 
Resistive switching (RS) is the property shown by some materials of cyclically 
changing their electrical resistivity between different stable resistance levels when exposed to 
specific electrical stresses [1]. This property is interesting because these resistive states can 
be used to represent different logic states (e.g. the ones and zeros of the binary code), which 
may be useful for many digital applications (e.g. detectors [2], information storage and 
computation [3-4]). Most studies on RS materials and devices (~95% [5]) reported stable RS 
between two resistive states, namely high resistive state (HRS) and low resistive state (LRS). 
Some materials and devices show the ability of achieving more than two stable resistive 
states [6], (in this case the nomenclature HRS and LRS is replaced by state 1, state 2, state 3, 
etc...), which may be used for multilevel information processing applications. However 
reliably distinguishing each conductive state in multilevel devices is much more challenging 
due to the intrinsic variability of the device parameters (currents, switching voltages) in each 
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state (see section 3.4). This issue becomes extremely challenging when studying large group 
of samples statistically.  
When fabricating a RS device, the material showing the RS capability (namely RS 
medium, which is typically an insulator) is sandwiched between two electrodes (in most of 
reports vertically [7]), leading to a micro- or nanoscale metal/insulator/metal (MIM) cell —
the metallic electrodes are integral parts of the devices, i.e. the RS medium alone does not 
completely determine their characteristics. RS devices using semiconducting electrodes, i.e. 
forming metal/insulator/semiconductor (MIS) structures, have been also reported [8, 9]. The 
first RS cells reported date from 1967 [10], and consisted on Au (30 nm) on SiO2 (300 nm) 
on Al junctions with a lateral device area of 9 mm
2
. Over time new materials combinations 
appeared, and currently RS can be readily achieved in various RS media, including transition 
metal oxides (TMOs) [11-14], chalcogenides [15-16], polymers [17-18], and two-
dimensional (2D) materials [7]. The most common pure metals used as electrode are Pt, Au, 
Ag, Ti, Ni and Cu [1,19], although TaN and TiN are preferred in the industry [20].  
Different material combinations used in MIM cells require different types of electrical 
stresses in order to show RS, i.e. to induce HRS-to-LRS (set) and LRS-to-HRS (reset) 
transitions. Hence, the RS phenomenon can be classified into: i) unipolar and ii) bipolar RS, 
when the set and reset processes need to be triggered by applying stresses of the same or 
opposed polarity, respectively [1]; iii) non-polar RS, when the set and reset transitions can be 
achieved by applying stress of any polarity [21]; and iv) threshold RS, when the LRS is 
volatile and the reset process takes place automatically when the stress is switched off [22]. 
By combining elements that show one of these pure RS mechanisms additional RS behaviors 
have been observed, such as complementary RS, which can be achieved (for example) by 
connecting two bipolar RS devices in an anti-serial manner [1] and/or using multi-stack 
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insulators in the MIM cell [23]. Moreover, depending on the space occupied by the atomic 
rearrangements responsible for the state change, RS phenomenon may be also classified into: 
i) filamentary and ii) area-dependent [1]. RS is called filamentary if the atomic 
rearrangements inducing the switching take place in the form of small (<100 nm
2
) spots 
within the RS medium. This mechanism is very similar to a reversible dielectric breakdown 
(BD) driven by the formation of one/few conductive filament/s (CF), and it is characterized 
by its fast switching speed (~300 ps) [24], high LRS/HRS current ratios (namely ILRS/IHRS, up 
to 10
9
 [25]), and excellent integration capability (10
11
 bits/cm
2
 [3]). However, the high 
currents in LRS may increase the power consumption, plus the complexity of controlling the 
set/reset transition (due to their stochastic nature) results in a high cycle-to-cycle and cell-to-
cell variability [26]. On the contrary, RS is called area-dependent if the RS is a homogeneous 
phenomenon that takes place at most of the locations laterally displaced (same depth) within 
the insulator. Area-dependent switching may happen at one or both metal/insulator interfaces, 
or even at the central depth of the insulator, and is related to diffusion effects and interface 
phenomena [1, 27-28]. Distributed RS has the advantage of a lower power consumption (as 
no CF is completely formed/disrupted in each state transition the currents in LRS cannot be 
so high), but the ILRS/IHRS ratios and switching speeds are not as competitive as in filamentary 
RS devices. Phase change materials may be considered area dependent, as the atomic 
rearrangements take place in the entire volume of the RS medium. However, their 
performance is closer to filamentary materials, as the atomic rearrangements effectively 
connect both metallic electrodes. Therefore, phase change materials and devices deserve 
special attention due to their high performance (i.e. switching speed, endurance) and impact 
in the RS device community [29], and many of the fabrication and characterization methods 
discussed in this article are also applicable to them. The combination of layers with different 
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properties is also a valid strategy to achieve specific performances. Recently RS cells using 
stacked bilayer RS media have shown both filamentary and distributed RS simultaneously [9] 
which may be useful to build up RS devices with combined capabilities. 
RS-based electronic products can include different amounts of RS cells depending on 
their applications, ranging from few (<10) in detectors [2] and logic gates [30], to billions in 
non-volatile memories (NVM) [31] and artificial neural networks [32]. The main challenges 
in the fabrication of RS-based NVMs are to ensure that all devices show good performance 
(see Table 1), and that all the RS cells within the RS device show nearly identical RS 
behaviors (i.e. low cell-to-cell variability). In fact, this second requirement is currently the 
greatest challenge (see section 3.4) [3, 26], and it is hindering the industrial mass production 
of RS-based NVMs. During the past decade the NVMs manufacturers have been the main 
players boosting RS technologies —this is a huge global market (47 billion United States 
Dollars in 2016 [33]) that is expected to double by 2020 [34])—. Consequently, several NVM 
devices based on the RS phenomenon have been proposed during the past years, including 
the resistive random access memory (RRAM) and phase change memory (PCM) [26], and 
they have reached competitive performances compared to mainstream memories (i.e. static 
RAM, dynamic RAM, NOR and NAND Flash) and other emerging memories (i.e. 
Ferroelectric RAM, spin-transfer-torque magnetic RAM) [35-36]. 
RS-based NVMs started to be commercialized in 2015 by Panasonic [37] and Adesto 
[38] also placed some RS based products in the market. However, despite the great progress 
achieved, RS-based NVMs are still not sufficiently robust for mass information storage [26], 
and for this reason the devices commercially available are still restricted to very specific 
applications (e.g. controlling sensors [39]). Other RS applications, such as the use of RS cells 
as electronic synapses in artificial neural networks and neuromorphic computing [40] remain 
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incipient, but their potential is greater, as they represent a completely new computing 
architecture with multiple applications (not only information storage). However, there is still 
no consensus on the performance metrics required of RS devices in order to be used as 
electronic synapses in artificial neural networks.  
Research in RS devices is expected to be a very active field in the next decade, 
boosted by the Internet of Things [41], and strong efforts need to be put into developing 
reliable RS technologies. Unfortunately, in recent years different methodologies have been 
used to fabricate, characterize and simulate RS devices, being their real impact in RS 
technology and RS knowledge completely different. In this paper, we aim to clarify which are 
the correct methods for the study of RS devices, and how to provide useful knowledge for 
industrial RS technologies. This paper is focused on the fabrication and characterization of 
RS-based NVMs, as their performance and reliability criteria are the highest among all RS 
applications, but the methods presented here may be also applied for any type of RS device. 
This paper contains three technical sections, device fabrication (section 2), device 
characterization (section 3), and device simulation (section 4), in which several technical 
recommendations are discussed, and a final section discussing the perspectives and 
challenges for the next years in RS science and technology (section 5).  
 
2. Device fabrication 
 
The study of RS in different materials is normally conducted in one or few MIM cells 
(test structures), as most laboratories in universities and research institutes do not have the 
capability to fabricate an entire RS product. Three kinds of MIM test structures are the most 
common when studying RS: i) common bottom electrode (BE, Figure 1a), ii) cross-point 
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(Figure 1b), and iii) cross-bar (Figure 1c). The first one uses a conductive substrate that 
serves as common BE for all the MIM cells [42]. Then, an insulating film is deposited on its 
entire surface and finally several top electrodes (TE) with a specific area can be patterned 
along the surface of the insulator [43]. A top-view scanning electron microscopy (SEM) 
image of matrices of RS cells (with different sizes) fabricated using this method is displayed 
in Figure 1a. Instead of a conductive substrate, an insulating substrate covered with a metallic 
film can be also used, but in that case the insulator should not cover the entire surface of the 
underlying metal film, which needs to be contacted for electrical characterization.  
After fabrication, the devices can be characterized in a probe station connected to a 
semiconductor parameter analyzer (SPA) by contacting to the TE and BE. If very small TEs 
are fabricated, they might also be contacted using the probe tip of a conducive atomic force 
microscope (CAFM) [44], although one needs to have in mind that: i) the tip/electrode 
contact may not be as good as in the probe station (e.g. molecules of water from the relative 
humidity of the environment may be present between the tip and the electrode), reducing the 
overall detected current [45], ii) the tip conductivity may degrade fast [46], iii) the electronics 
of standard CAFMs present important limitations for the measurement of RS [47] (see 
section 3.5), and iv) the measurement process is more complex, i.e. a topographic map is 
required to find the electrode on which the tip will be placed, and therefore the 
characterization time will be much longer. For these reasons, the use of CAFM to test MIM 
cells (placing the CAFM tip on the top electrode) has not widespread, and in RS research 
CAFM is mostly used for studying scalability [9], as well as to distinguish which locations of 
an insulator drive RS and which do not [48-49] (in both cases the CAFM tip serves as top 
electrode). Therefore, the main problem of the device structure in Figure 1a is that the 
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minimum size of the devices that can be characterized with the tip of the probe station is 
always >100 µm
2
.  
To solve this problem, cross-point RS cells can be fabricated (see Figure 1b) [50], 
although their fabrication process is slightly more complex because it involves two 
lithography steps: deposition of the BE and TE, and ideally a third photolithography step to 
etch the RS medium deposited on the BE may be also necessary. In this case the metallic 
pads for probe station contact are still large (typically 10
4
 µm
2
), but the sandwiched MIM 
area can be much smaller. Using photolithography and electron beam lithography (EBL) 
cross-point MIM cells as small as 1 µm × 1 µm [51] and 10 nm × 10 nm [52] can be 
fabricated, respectively. While cross-point structures can be very competitive for RS studies 
in terms of scalability, some genuine circuit level factors (such as sneak path leakage currents 
[53]) cannot be analyzed using this kind of structure. For such purpose, some reports built 
planar [54-55] and three-dimensional (3D) [56] cross-bar arrays (see Figure 1c). In this case 
the MIM cells are interconnected with thin wires that end up in large pads [54], so they can 
be characterized using the probe station. The test setup for advanced cross-bar circuit 
structures typically requires die packaging and dedicated printed circuit board or custom 
probe card in combination with switch matrix tool [57]. Note that the term cross-bar refers to 
a collection of interconnected cross-point devices; therefore, using the term cross-bar to refer 
to a single and isolated cross-point structure is misleading. 
Thus, the types of structures used to characterize RS may vary a lot, and therefore the 
impact of the knowledge extracted from each of them will be also very different. The 
preferred configuration is the cross-bar because it is the most demanded for realistic RS 
products, although cross-point can also provide very accurate information about the 
functioning of one single RS cell. However, if the RS cells embedded in the cross-bar array 
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don't have enough non-linearity, the signals collected when studying a specific cell may 
contain contributions from the adjacent ones. For this reason, it is recommendable that 
studies on cross-bar RS structures also include data about isolated cross-point devices.  
The most important parameter when studying RS devices is the area of the MIM cell 
—that affects the currents in HRS (IHRS), and sometimes also in LRS (ILRS, e.g. in devices 
with distributed RS mechanism). In CF-based devices the RS is a stochastic process that 
always takes place at the weakest locations of the sample [58]; if the device size is larger the 
probability of finding weaker points is larger, which modifies the set and reset voltages (VSET 
and VRESET, respectively). This produces different BD energies that create CFs with different 
sizes, and subsequently the characteristics of the devices are also different. In general, smaller 
CF-based RS devices show lower IHRS and larger VSET/VRESET [22]. For this reason, vertical 
MIM structures with a common bottom electrode and large (>100 µm
2
) top electrodes should 
be avoided; when the fabrication of cross-bar and cross-point structures is impossible, 
vertical MIM structures with large electrodes should be combined with nanoscale electrical 
characterization experiments (e.g. CAFM, see section 3.5) in order to confirm good RS 
scalability [9], which is essential to demonstrate that the findings are applicable to ultra-
scaled devices. Another disadvantage of devices made of a common BE with large TEs (as in 
Figure 1a) is that the tip of the probe station exerts a non-negligible pressure in the active 
area of the RS device, which may change the characteristics measured due to mechanical 
stress. Ideally, the area of the MIM device should be as small as possible. Refs. [59] and [60] 
reported MIM-like RS devices with diameters of 10 nm and 28 nm respectively (see Figure 
1d). 
Furthermore, the methods involved in the fabrication of the RS cells and devices (e.g. 
metal and RS medium deposition and lithography) are critical for ensuring the good quality 
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of the results. In particular, minimizing thickness fluctuations and maintaining clean 
interfaces (between the metallic contacts and the RS medium) is mandatory. Keeping the 
vacuum between each step is also beneficial for the RS devices, although in many cases that 
may not possible because the electrodes and RS medium might be fabricated using different 
equipment. In the following sub-sections some specific technical advice for each process step 
is given. 
 
2.1. Selecting the bottom electrode 
 
The surface of the substrate used needs to be as flat as possible, as that would reduce 
the number of bonding defects and avoid thickness fluctuations of the layers deposited on 
top; this is critical to reduce cell-to-cell variability. The best way is using a Si wafer covered 
by a few-hundred nanometer SiO2 film as substrate; the reason is that such substrate has a 
root mean square (RMS) surface roughness <0.2 nm [61], which is similar to the roughness 
of industrial wafers on which real RS devices should be integrated. The SiO2/Si wafer should 
be covered with a metallic film as BE (the recommended thickness is >50 nm to withstand 
the high current densities in LRS). This metallic film may cover the entire surface of the 
SiO2/Si wafer if working with RS cells that share a common BE (see Figure 1a), or just cover 
some specific areas to delimitate cross-point or cross-bar bottom electrodes (see Figures 1b 
and 1c). The use of noble metals (Au, Pt) as BE is more common than metals that can easily 
oxidize (Ti, Cu) —and recommendable when working in university labs without exhaustive 
air and humidity control— because they collect less oxygen from the atmosphere during the 
time between bottom electrode and RS medium deposition (although in the industry noble 
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metals may not be used due to their high cost and etching issue). It should be noted that 
introducing oxygen intentionally in the RS devices is fine but in a controllable way, e.g. using 
thermal treatments or doping techniques; the adsorption of oxygen from the atmosphere to 
form RS media [62] is always undesired. However, the adhesion of Au or Pt to the surface of 
the substrate (SiO2/Si wafer) may be not ideal, and sometimes an interfacial film of few-
nanometers Ti may be used to facilitate its adhesion [63]. It should be noted that (ultimately) 
the use of industry-compatible conductive alloys (TaN, TiN) is desired, although controlling 
the amount of oxygen may be challenging in laboratories of several universities and research 
institutes (in such case, using noble metals may lead to better quality interfaces). For metal 
deposition the use of electron beam evaporation (EBE) is the most recommended tool 
because it leads to a very smooth surface, although sputtering also leads to an acceptable 
surface roughness. The worst option for metallic substrate (bottom electrode) is the use of 
metallic foils [64], as their surface can be very rough (RMS > 100 nm) [65]. 
 
2.2. Deposition of the RS medium 
 
The deposition of the insulating film is the most critical step, and its surface needs to 
be as smooth as possible to avoid cell-to-cell variability. The most common techniques used 
for TMO deposition are atomic layer deposition (ALD) [66] and sputtering [67]. While the 
use of ALD can lead to surfaces as smooth as RMS <0.2 nm [68], the surface roughness of 
sputtered films (RMS <1 nm [69]) is still acceptable for RS applications. In fact, in some 
cases sputtered RS media have shown better RS performance than ALD ones due to their 
larger initial density of defects, which can trigger the initial BD at lower voltages, producing 
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less damage in the insulator and preventing irreversible BD [48]). As an example, in many 
works as-grown ALD HfO2 does not show RS [48]; only after an annealing at moderate 
(~500 ºC) temperatures the HfO2 generates defects (mainly at the grain boundaries) and 
shows RS. On the contrary, sputtered HfO2 shows stable RS without the need of such 
annealing [70]. Moreover, stoichiometry control is more straight forward in sputtering than 
ALD. However, it should be noted that in 3D cross-bar devices the RS medium must be 
deposited in the vertical sidewalls of high-aspect-ratio holes, and the only technique able to 
do this is ALD [71-75]. Many recent reports showed several-layer 3D vertical RS devices 
where the RS films were prepared by physical vapor deposition; this may be good as a proof-
of-concept, but these devices are not expected to show high performances in terms of cell-to-
cell variability unless they are fabricated using ALD. 
Several studies of polymers [17-18] and 2D materials [7, 75] as RS medium used the 
spin coating technique: a drop of liquid-phase material is deposited on the substrate (common 
BE) and spun (at 1000-3000 rpm for 1-3 minutes, depending on the viscosity of the material 
used); afterwards the sample is normally heated at moderate temperatures (below 100 ºC) for 
a few (<5) minutes. This process leads to the formation of a film with thicknesses 
always >100 nm [75], and a surface roughness much larger than that of TMO-based RS cells, 
i.e. RMS >10 nm [75]. When using the spin coating methodology, the risk of prohibitive cell-
to-cell variability is very high due to the large surface roughness (if the surface of the BE is 
very flat and the RS medium surface is very rough, that would produce thickness fluctuations 
from one device to another). In recent years several publications fabricating RS cells via spin 
coating of novel 2D materials [7, 75], polymers [17-18] and chalcogenides [15-16] appeared, 
and they demonstrated a proof-of-concept observation of RS through one/few cycles. 
Unfortunately, none of them included cell-to-cell variability information, and in most cases 
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even the total number of devices characterized was not indicated. In fact, we are not aware of 
any work using spin coating technique combined with cross-point structures, meaning that all 
known studies apply to large device sizes >100 µm
2
; therefore, additional corroborations of 
those findings in smaller RS cells are necessary. 
It should be highlighted that, independently of the deposition method, when 
depositing the RS medium on metal-coated SiO2/Si wafers it is recommendable to keep a part 
of the BE exposed, so that it can be later contacted with the tip of the probe station. Several 
groups do not follow this step and later scratch the surface of the insulator with the tip of the 
probe station (applying a vertical/lateral mechanical stress using the screws of the tip 
manipulator). Although this method works, it should be avoided when possible because it 
may damage the probe station tips and reduce the lifetime of the devices (e.g. if the thickness 
of the bottom metal is reduced due to scratching, it may be more susceptible to melting due to 
high currents during LRS, which may reduce the endurance of the RS cells).   
 
2.3. Patterning the top electrodes 
 
When working with cross-point and cross-bar structures, the electrodes (both BE and 
TE) are deposited via photolithography or EBL combined with metal deposition (e.g. EBE or 
sputtering). The use of lithographic techniques ensures that all test structures will have the 
same shape, and avoids the deposition of metal outside the selected areas (i.e. no metal can 
penetrate below the photoresist). The only drawback is that the surface of the RS medium 
needs to be initially covered with a film of photoresist that is later removed, and that may 
lead to polymer residue contamination [76] (see Figures 2a and 2b). Although the developing 
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process of the photoresist could be improved and the samples might be intensively cleaned, 
one should note that the surface of a material as-deposited will be always cleaner than after 
exposure to photoresist and developing, especially if this process is not done in the industry.  
When working with devices that use a common BE (see Figure 1a), this problem can 
be mitigated by using a shadow mask, which also eases the entire process. A shadow mask is 
simply a piece of metal with holes patterned exactly with the shape of the electrodes to be 
deposited, and it is placed directly on the sample during metal deposition. However, the use 
of shadow masks may bring other undesired problems, such as deviation on the shape and 
size of the holes (Figure 2c), and penetration of metal below the mask (i.e. out of the areas 
reserved for the electrodes, see Figures 2e-h). Nevertheless, if a laser-patterned shadow mask 
is used (see Figure 2d) these problems can be minimized [63]. Some studies used the metallic 
grids for specimen holder in transmission electron microscopy (TEM) as shadow mask [77]; 
while this is a clever and cheap way to pattern electrodes with well-defined shapes, it needs 
to be said that the typical size of the holes in a TEM grid is too large (~300 µm in diameter), 
and only one size per sample is available. We note that (for the same lateral size) electrodes 
patterned on flat surfaces using a shadow mask can be more easily distinguished and 
contacted in the probe station than those patterned on rough surfaces. We are aware of some 
studies patterning top electrodes using a shadow mask and silver paint (spread using a brush) 
[64]. It should be emphasized that this process leads to a bad interface and should be avoided 
by all means. 
 
2.4. Fabrication RS cells based on 2D materials 
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When fabricating RS devices using 2D materials additional challenges exist, 
depending on the process used to synthesize the 2D material. The best quality material is 
normally achieved by mechanical exfoliation, but this leads to small material flakes (typically 
<10 µm) with uncontrollable thicknesses [78], and it requires EBL to pattern the electrodes 
[79]. This makes it very difficult (if not impossible) to collect statistical information. The two 
most widespread methods to synthesize 2D materials applied to RS devices are chemical 
vapor deposition (CVD) and liquid-phase exfoliation [7].  
CVD can be used to grow high quality graphene [80], molybdenum disulfide (MoS2) 
[81], molybdenum diselenide (MoSe2) [82], tungsten disulfide (WS2) [83], tungsten selenide 
(WSe2) [84], and hexagonal boron nitride (h-BN) [85-87], among many others. The problem 
is that the temperature used for the growth is typically >700 °C, which prevents growing the 
2D material on wafers with existing integrated circuits due to diffusion problems; the 
maximum temperature allowed for complementary metal-oxide-semiconductor (CMOS) 
back-end of line integration is typically 450 °C [88]. Recently, thermally assisted conversion 
of metallic films at CMOS back-end compatible temperatures has been demonstrated to yield 
promising layered films, such as platinum diselenide (PtSe2) [89-91]. A solution commonly 
employed is to synthesize the 2D material on the most suitable substrates (metallic foils for 
graphene [80] and h-BN [85-87] and SiO2 or sapphire for 2D transition metal 
dichalcogenides (TMDs) [81-83]) and transfer it on the desired sample using different 
methods [92-94], being the wet transfer with the assistance of a polymer scaffold the most 
used by the RS community [94]. However, three main issues need to be taken into account: i) 
if the 2D layered material is too thin (e.g. monolayer) and the top electrodes are very large 
(>10
4
 µm
2
) [95], the 2D material below the TE is likely to contain cracks (see Figure 3a). 
This is not a problem of a researcher doing a wrong transfer, as transferring monolayer 2D 
  
 
This article is protected by copyright. All rights reserved. 
 
materials at wafer scale without producing cracks is (unfortunately) not possible using the 
current transferring technologies. This is a problem because at those locations with cracks the 
vertical structure will be less resistive, and CFs will always form there. In fact, the presence 
of holes and pores in 2D materials has been used to control the location of CFs [96-98]. 
Therefore, the currents may be flowing across a region without 2D material, and the 
knowledge extracted may not be applicable to the desired material structure. Nevertheless, if 
the device size is reduced to <25 µm
2
 this problem could be avoided (the density of cracks is 
not that high). In fact atomically thin RS devices with high ILRS/IHRS ratios >10
4
 could be 
fabricated using several different types of monolayer materials, including h-BN and 2D 
TMDs (of the form MX2, where M=Mo or W, and X = S or Se) [99]. As far as the switching 
mechanism is concerned, on one hand a filamentary model was proposed based on area-
dependent studies [99], and on the other hand local laser annealing showed that the work 
function of MoS2/Ti contacts can be intentionally tuned, leading to a distributed change on 
the resistivity [100]. Despite these two works are not in conflict, more studies analyzing 
single layer RS media are necessary. Another way of avoiding the generation of cracks in the 
2D material during its manipulation is to use thicker 2D layered stacks, which may be also 
useful to increase the current ILRS/IHRS in the RS device [63, 101]. ii) the transferred 2D 
material may contain some wrinkles and polymer residue. While wrinkle- and polymer-free 
2D materials are preferred, it should be noted that such locations are more resistive, meaning 
that the CFs will not form there when the electrical field is applied (see Figure 3d). Therefore, 
the presence of wrinkles and polymer residue in RS devices based on 2D materials can be 
understood as a reduction of the effective area of the device [102]. It should be also noted that 
one method to avoid the formation of wrinkles in 2D materials is to enhance the roughness of 
the substrate where it is transferred [103]. And the third issue is iii) the transferred 2D 
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material may contain several metallic impurities, e.g. from the metallic substrate where it was 
grown [104] or mobile ions originating from the environment [105]. In Ref. [104] it was 
demonstrated that present transfer techniques could lead to metallic residue concentrations 
exceeding 10
13
 atoms/cm
2
, when the maximums allowed by the CMOS industry are below 
10
10
 atoms/cm
2
 [106]. 
Unfortunately, the CVD growth of graphene and h-BN on metal-coated wafers is still 
very challenging due to metal de-wetting at high (>800 °C) temperatures. Ref. [107] achieved 
the growth of h-BN via CVD on metal-coated wafers, but only h-BN stacks were 
characterized and no device was fabricated. Some studies tried to reduce the growth 
temperature of 2D materials, but that leads to much lower quality (which may not be 
necessarily bad for the fabrication of RS media). More studies in this direction are necessary. 
Two additional remarks when working with CVD-grown 2D materials are: first, it is 
important that the layered structure is confirmed [7], otherwise the devices may not show the 
genuine behaviors of these materials —especially important for RS devices is the high 
thermal conductivity of 2D layered materials—. In fact, we are aware of some studies 
claiming the use of layered graphene and h-BN when the cross sectional TEM images reveal 
clear amorphous structure [108-109]. And second, RS devices using planar (lateral) graphene 
[110-111] and MoS2 [112-113] structures have been reported; however, these structures are 
not sufficiently compact for realistic applications, and the mechanisms (electromigration, 
grain boundaries modification) cannot be controlled accurately. For these reasons, planar 
resistive switching configurations have not raised the interest of the industry. 
When the 2D materials are assembled by liquid-phase exfoliation, the main concern is 
the same as when using other spin coated materials: process and roughness induced 
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variability (see section 2.3). For this reason, in RS studies using spin-coated 2D materials, it 
is extremely important to include variability information. 
 
3. Device characterization 
 
When studying the RS performance of MIM cells the way in which the electrical 
characteristics are collected is critical for making a correct interpretation. Normally the 
electrical tests are carried out in a probe station, and the most common figure of merit is the 
collection of two current vs. voltage (I-V) sweeps: one showing the set and another showing 
the reset process (see Figure 4). To do so, one of the electrodes in the MIM cell is grounded, 
and a ramped voltage stress (RVS) is applied to the other one [1]. In most cases the use of a 
current limitation is necessary in order to limit the energy delivered (and damage introduced) 
during the BD, otherwise the stress may lead to an irreversible BD and no reset would be 
detected in subsequent I-V sweeps [1]. However, this observation (proof-of-concept) is not 
sufficient for understanding the nature and quality of the RS phenomenon in a MIM cell, and 
several other figures of merit including endurance, data retention, switching time, power 
consumption, variability, scalability and charge transport mechanism must be studied as well. 
In addition, it is important to note that I-V sweeps do not match the operating conditions of 
realistic devices, which work under short (<100 ns) pulsed voltage stresses (PVS) [1]. In the 
following subsections all these figures of merit and the most suitable methods to acquire them 
are discussed in detail. 
 
3.1. Endurance 
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In a RS device endurance is defined as the number of times it can be switched 
between two (or more) resistive states keeping enough resistance ratio between them [3, 7]. 
Therefore, an endurance test consists of finding out what is the maximum number of set/reset 
transitions (cycles) for which RS phenomenon with enough current on/off ratio can be 
measured, and its common figure of merit is the RHRS and RLRS vs. cycle (see Figure 5). The 
failure of the device may not happen in one specific cycle, but it may be progressive [114]. 
Therefore, one needs to set up a threshold current on/off ratio below which the device is 
considered to have failed. However, the criterion to define RS device failure may be different 
depending on the application. In Ref. [115] the authors defined an ION/IOFF ratio of 5 for 
considering device failure. While this may be perfectly fine for their application, other 
authors may consider it inadequate for other cases. 
The endurance characteristics of RS cells can be obtained by performing different 
experiments, three of them being the most common: i) I-V sweeps, ii) current-visible PVS, 
and iii) current-blind PVS. The first experiment consists of the collection of sequences of I-V 
sweeps in a single RS cell (like those in Figure 4), and the subsequent extraction of RHRS and 
RLRS dividing a selected read voltage (typically ±0.1V [9]) by the corresponding currents 
observed in the I-V sweeps at that voltage (see Figure 5a). This method is reliable because 
one can ensure the correct switching of the device in each cycle. A challenge is that this 
method is very slow, because the time required for collecting an I-V sweep can be very long 
(~30-60s), especially if low currents (<1nA) are measured. Moreover, the I-V sweep method 
does not match the stresses applied to realistic devices (they operate via PVS), and therefore 
the data presented using this method may not be strictly representative of the endurance of 
the same RS cell under real operation conditions.  
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The second experiment consists of the application of a train of PVS, in which the user 
can modify the voltages (VUP and VDOWN) and times (tUP and tDOWN), and simultaneously 
measure the currents driven [116] (namely current-visible PVS method). Normally one pulse 
with large VUP (|V| >1 V) is used to set/reset the devices, and read pulses are intercalated to 
read the conductance of the RS cell after each stress (VREAD = 0.1 V). Then, the values of 
RHRS and RLRS can be calculated for all test cycles (as in the I-V sweeps method, see Figure 
5b). The current-visible PVS method is much faster than the I-V sweeps because the pulse 
widths can be of the order of microseconds, which allows collecting millions of cycles in few 
minutes; moreover, this method matches well the functioning of realistic devices. A challenge 
is that the PVS method often requires advanced hardware; for example, the Keithley 4200 
SPA (equipment commonly used by many groups for these tests) requires an additional 
module to do this experiment, which involves additional cost.  
The third experiment consists of the application of PVS but without measuring the 
current simultaneously (namely current-blind PVS). After a specific number of PVS cycles 
without measuring the current, the stress is stopped and the resistivity of the RS cell is 
measured in DC mode or collecting an I-V sweep. This method does not require advanced 
hardware, all commercial SPA (and even pulse generators) can do this experiment, and it as 
fast as the normal PVS that measures the current in each cycle. The endurance characteristics 
collected using this method can be clearly distinguished because the data points are very 
spaced [13] (see Figure 5c). However, unlike the I-V sweep and PVS methods, the current-
blind PVS method cannot ensure that 100% of the pulses applied actually induced state 
transitions in each cycle. E.g. Ref. [13] claims RS during more than 10
6
 cycles, but only 24 
data points for each resistive state are displayed; the same happens for Ref. [117], in which an 
endurance of 10
7
 cycles is claimed, but only 70 data points are displayed. Actually, Refs. [13] 
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and [117] did not explain if they measured the current during each cycle, but we assume that 
they used current-blind PVS due to the low amount of data points displayed —if one 
measures the current in each cycle and has the data, surely he/she will display them, as the 
authors in Ref. [116] did (see Figure 5b)—. For this reason, the current-blind PVS method 
should only be used in very well optimized technologies at the industrial stage, and scientists 
based in universities and research institutes should avoid the use of this method to 
characterize the endurance of their prototypes. It is important to understand that using 
current-blind PVS to evaluate the endurance of incipient RS cells (such as RS cells based on 
2D materials [117]) is not a reliable choice, as that can easily produce endurance 
overestimation; therefore, the endurance values reported in such kind of studies (e.g. Refs. 
[13] and [117], although there are many others) should be further corroborated using the 
normal PVS method (i.e. measuring the current in each cycle).  
Another issue that may affect the endurance of the cells is the relaxation time during 
the I-V curves or pulses. Normally the larger the relaxation time, the higher the endurance 
measured. Therefore, it might be possible that endurance tests using I-V curves and current-
blind PVS may result on higher endurances than the normal PSV method. Some works have 
applied triangular or sinusoidal signals (no relaxation time) to switch RS devices [118-119], 
but to the best of our knowledge this method has been only used for proof of concept 
switching, not for endurance tests. It should be highlighted that when measuring extreme 
endurances up to 10
12
 cycles even current-visible PVS method could still be too slow. For 
example, considering that monitoring one entire RS cycle via current-visible PVS method 
takes ~1 ms (including the duration of the first read pulse, set pulse, second read pulse and 
reset pulse, plus the time distance between them), the time required to measure endurances of 
10
9
, 10
10
 and 10
11
 cycles would be 11.5, 115 and 1157 days (respectively). An acceptable 
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method to characterize extreme endurances is to monitor the switching of each cycle during 
the first 10
6
-10
7
 cycles using current-visible PVS method, and then shift to PVS-blind method 
(collecting a decent amount of ~50 points per decade). Reducing a bit the time of the read, set 
and reset pulses is recommendable when measuring extreme endurances. 
Currently, RS devices with an endurance up to 10
12
 cycles have been reported in 
different types of MIM cells, including Pt/Ta2O5–X/TaO2–X/Pt [120] and Ta/TaOX/TiO2/Ti 
[121]. In this sense, there is consensus that tantalum oxides seem to be the RS medium 
providing the best endurances. 
3.2. State retention 
 
Studying data retention of a non-volatile RS device consists of checking if the LRS 
and HRS are stable over time after the set and reset transitions (respectively) [3, 7]. To do so, 
after inducing the set/reset transition (either by an I-V sweep or a PVS) the state retention can 
be studied by applying a constant voltage stress (CVS) over time using a low (~0.1 V) read 
voltage, and subsequently measuring a current vs. time (I-t) curve for each resistive state [22]. 
Therefore, the figure of merit for state retention analysis is the I-t curve, which is normally 
accompanied by the voltage used during the read I-t curve (often indicated either inside the 
plot or in the figure caption, see Figure 6a). Normally the challenging point is to keep a long 
retention time in LRS, as the atomic rearrangements introduced during the set stress may 
vanish over the time. On the contrary, in HRS normally the retention is not a concern because 
that is normally the natural state of the device, and if no or low bias is applied the device 
should remain in its. It should be noted that in most RS devices the retention in LRS strongly 
depends on the current limitation (CL) used during the set transition [22]. For example, in CF 
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based RS devices a larger CL during the set I-V sweep produces a larger CF that is more 
stable over the time [122-123], which will enlarge the state retention time detected in the 
subsequent I-t curve [22]. Therefore, in order to correctly evaluate the retention time detected 
in LRS (and compare among different works), the CL used during the set process (I-V sweep 
or PVS) should be indicated next to the I-t plot.  
The desired data retention for RS-based NVM technologies is 10 years at 85 °C [3, 7]. 
Obviously, state retention tests of 10 years are not doable, and for this reason normally much 
shorter times of few hours or days are reported [124-125]. We are aware of some reports that 
measured retention of few hours or days, and projected trends up to 10 years [126-127]. 
Doing consistent reliability projections of specific parameters of electronic devices is 
acceptable; for example, the time-dependent dielectric breakdown (TDDB) of gate insulators 
is normally projected over years, and this assumption is based on data obtained from stresses 
at voltages much larger than in real operation conditions [128]. However, several reports in 
the field of RS do not conduct any aggressive stress that allows doing such extrapolation. 
Therefore, such extrapolation is not accurate and should be avoided. One correct 
methodology to evaluate the retention of RS devices in aggressive conditions is to increase 
the temperature during the CVS applied to obtain the I-t curve [129]. At high temperatures 
the atoms in the MIM cell acquire energy, which facilitates atomic rearrangements [130]; 
therefore, the retention measured in LRS at room temperatures will always be larger than that 
measured at higher temperatures. If this method is used, the temperature applied during the I-t 
curve measured to characterize the endurance should be indicated (as well as the read 
voltage). Actually, the best would be to measure the retention at several (preferably elevated, 
>80 °C) temperatures and extrapolating such data points, given any failures were observed 
[131] (see Figure 6b). Moreover, in several MIM cells the retention failure (i.e. the unwanted 
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transition from LRS to HRS) occurs suddenly [132], meaning that elaborating predictions 
based on short-times I-t curves may be a bit risky. A projected endurance of 10 years has 
been reported based on I-t curves collected at 85 °C in Pt/TaOx/Pt [129] and 
Pt/Al2O3/HfO2/Al2O3/TiN/Si [133]. 
It should be noted that threshold-type RS devices are those in which the RS is volatile, 
i.e. the retention time ranges from some microseconds to few seconds. Studying the retention 
time of threshold-type RS devices is interesting in the field of neuromorphic computing, as 
they are suitable to emulate short-term plasticity learning rules because the retention time of 
the RS cell can be also interpreted as the relaxation time of an electronic synapse [22]. If the 
relaxation of the BD takes place in seconds or faster (down to microseconds), measuring an I-
t curve after the set stress (I-V sweep or PVS) may produce important information loss, as 
some non-negligible time passes between the end of the set stress and the read I-t curve. In 
this case, the recommended methodology to detect the relaxation of the BD event is to apply 
one or few PVS (to set the device) and keep measuring the current (at 0 V [134] or 0.1 V 
[22]) after it. As the current measurement is not interrupted after the stress, the real relaxation 
process of the threshold device can be accurately studied (see Figure 6c). Unfortunately, most 
reports studying relaxation time of electronic synapses didn't include information about the 
variability of the relaxation time. In Ref. [135] the authors measured the relaxation time of 
Ti/h-BN/Au threshold-type RS devices during more than 500 cycles, and the variability of the 
relaxation time observed was strikingly low (<10%, see Figure 6d). 
 
3.3. Switching time and energy consumption  
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Studying the switching time and energy consumption (per state transition) in RS 
devices require the application of PVS to the RS devices. Due to the positive feedback of the 
filament formation on the current, the forming and set transitions of RS devices are not self-
limited. Therefore, careful electrical switching characterization requires a current limiting 
element in the circuit [136]. To limit parasitic capacitance effects during transient, it is 
required that this element is integrated in situ close to the RS device [137-139]. A transistor is 
commonly used for this in the well-known 1-Transistor/1-Resistor (1T1R) structure [138-
139]. However, due to the strong non-linearity of the current versus source-drain voltage, it is 
far more convenient to use an integrated load resistor as current limiter (in a so-called 2R 
structure) if we aim at extracting the actual voltage dropped on the resistive element 
(VRS.DEV) during switching [140]. This applies particularly to the characterization of the 
power consumption of a resistive device.  
In this respect, an appropriate setup would include a fast pulse generator, allowing to 
apply square or triangular pulses to one electrode of the 2R device structure, and a high-
bandwidth oscilloscope, allowing to simultaneously acquire both the applied voltage and the 
transient current (see Figure 7) [140]. The applied voltage is acquired on one channel of the 
oscilloscope connected to the TE, while the current is read-out by connecting the BE in series 
to the 50-ohm impedance-matched input resistance of the oscilloscope and converting into 
current the voltage generated on this shunt resistor —it is important to consider the shunt 
resistance and parasitic capacitance of the instruments used for electrical characterization, 
especially when using additional elements (e.g. transistor, resistor). Waveforms of both 
channels are then numerically processed to remove residual offset and noise. In this setup, the 
use of the 2R structure allows to calculate at any time the actual voltage VRS.DEV dropping on 
the resistive device [140]. In order to also extract the VSET and VRESET it is convenient to 
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apply triangular voltage ramps (see inset in Figure 7). The switching energy may then be 
calculated by integrating the current and voltage traces over time on the oscilloscope. 
Using this methodology, the switching energy may be characterized for different 
operating currents by means of load resistors with various resistance magnitudes. On the 
other hand, minimum switching energies may be characterized by applying short pulses with 
high ramp rates [3-7]. Typically, the switching transient is of the order of a nanosecond, and 
the required switching time for stable filament set and reset lies in the range of a few 
nanoseconds [138-139]. For a set experiment, we observe that after the set transition voltage 
snapback, VRS.DEV stabilizes at a constant voltage during the transient (VTRANS). VTRANS is an 
intrinsic parameter for a given resistor; it was observed to depend neither on the operating 
current nor on geometrical factors [140]. Moreover, VTRANS varies only slightly in the range 
0.4-0.7 V for a wide range of oxide-based resistive devices [139-141]. This means that the 
transient energy may be fairly approximated by multiplying the transient current by ~0.5 V. 
Hence, for an operating current of 100 µA, typical set energy and power lie in the range of ~1 
pJ and 50 µW respectively.  For the reset transition, it was observed that the maximum reset 
current is similar to the maximum set current, while the reset voltage equals VTRANS, meaning 
that the reset energy is similar to the set energy [140]. Note that this is a general but not 
systematic observation. For example, conductive bridge devices typically deviate from this 
behavior and exhibit different set and reset energies [142]. 
 
3.4. Variability 
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The spatial (cell-to-cell) and temporal (cycle-to-cycle) variation of the electrical 
characteristics (i.e. VSET, VRESET, IHRS, ILRS) of RS devices is still by far the most challenging 
obstacle towards widespread deployment of such devices in memory and computing 
applications. However, it is true that variability may be exploited for the development of 
useful systems, such as true random number generators, and physical unclonable function 
devices for security applications. In the field of neuromorphic computing the effect of 
variability is still under debate. Ref. [143] suggested that variability may be useful for 
stochastic computing, although this work used a threshold device. More works in this 
direction are necessary. Nevertheless, cell-to-cell and cycle-to-cycle variability is a major 
problem to be avoided in RS devices for information storage.  
The main problem of the literature available in the field of RS is the lack of statistics 
often generates misleading information about the quality and stability of the memory window, 
leading to an excessively optimistic estimation of device performance. While cell-to-cell 
variability is something that could be solved by improving the fabrication process (i.e. 
providing homogeneous interfaces, identical sizes) the observation of large cycle-to-cycle 
variability is intrinsic in the physics of the device, and therefore influenced by the electrical 
stresses applied. The formation and rupture of a CF is a stochastic process, and for that reason 
predicting and controlling the shape of the CFs (which is the key factor defining the electrical 
properties of the RS devices) is extremely challenging. For this reason, all RS studies should 
include information about variability and yield. Even when the authors show such 
information, comparisons are difficult because variability studies in RS devices may differ a 
lot from one group to another, as there is no consensus on a typical figure of merit, nor 
standard variability limits established by the industry [3, 7]. Here we propose the figures of 
merit indicated in Figure 8 as a method to evaluate variability in RS devices. 
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In the case of cycle-to-cycle variability the endurance plot may be useful to 
understand how IHRS and ILRS change from one cycle to another (see Figure 5), but that gives 
no information on VSET and VRESET. A good example of cycle-to-cycle variability 
characterization is reported in Ref. [144], where several cycles were visualized (see Figures 
8a and 8b). Recommended methods for studying the variability of the switching voltages and 
resistances are to plot the histogram (Figure 8c) or cumulative probability plot (Figure 8d) of 
each parameter. This allows to easily evaluate their value and deviation, which is very 
valuable information when designing the threshold level to distinguish both HRS and LRS. 
Figure 8d offers a clear example of the reduction of the memory window when large statistics 
are considered. The graph clearly shows that, while the median window is ~100×, no window 
is present between the tails of the two distributions. When analyzing cell-to-cell variability, 
one good method is to measure several cells and highlight the median characteristic (see 
Figure 8e) [145]. However, in Figure 8e the information about the cycle-to-cycle variability 
is masked. In order to solve this problem, here we suggest some additional characteristics. 
One is to analyze VSET and VRESET variability by showing the cumulative probability plot of 
these parameters for each device superimposed (see Figure 8f). This plot is interesting 
because it allows fast visualization of the variability within one single device and from one 
device to another. When analyzing the cell-to-cell variability of RHRS and RLRS one option 
may be showing an endurance plot with the data corresponding to several devices 
superimposed (as in Figure 8g), or showing the median characteristics together with an error 
bar for each data point, where the bar size represents the interval (as done in Ref. [146]). The 
latter enables to have a visual estimation of the cell-to-cell variability without crowding the 
plot with an excessive number of traces. Another possibility is to measure several (>100) I-V 
sweeps for different devices and plot together their median I-V sweep (see Figure 8h).  
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Switching variability has a strongly detrimental effect on the multilevel operation, 
which was initially considered one of the main advantages of RS technologies. The multilevel 
capability has been reported for a large plethora of RS devices, mainly thanks to the analog 
dependence of RLRS (RHRS) on the ISET (IRESET). Programming algorithms like incremental 
step pulse programming [147-149] and closed-loop pulse switching [60, 150] have allowed a 
better control of the multilevel operation in RS devices. However, in the vast majority of 
cases, the multilevel operation is reported either on single devices or for median resistance 
levels. When large cycle-to-cycle and cell-to-cell statistics are considered, the distinction 
between the distribution tails of adjacent levels (bits) fades, strongly frustrating the multilevel 
operation. The deleterious effect of variability on the multilevel operation can be tackled 
from different perspectives. For the cycle-to-cycle (intrinsic) variability, which is related to 
the stochastic nature of the resistive switching mechanisms, program or verify algorithms can 
be implemented in the external circuitry to set two resistance boundaries for each level of 
operation. This increases the design complexity and the total write time. On the other hand, 
cell-to-cell variability, which is process-related, can be improved by aiming at a better 
uniformity across the wafer for the different integration steps. However, even when the 
programming variability can be strongly limited with the abovementioned solutions, the 
temporal variability hinders the multilevel operation. As reported in [151], even when 
program or verify algorithms are used to force the resistance below or above certain levels, 
the spontaneous rearrangement of the defects leads to an unpredictable drift of the resistive 
state. Considering all the effects reported in this paragraph, the multilevel operation is 
nowadays considered extremely challenging to implement in RS devices.  
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3.5. Scalability 
 
This is probably one of the most critical points in RS technologies and research. 
Researchers frequently report the RS behavior measured (via probe station) in devices with 
very large areas, of the order of 100 µm × 100 µm [64, 75], with a characteristic structure like 
that shown in Figure 1a (common BE). However, observations made in these devices may not 
be applicable to nanoscale devices, because the BD and RS are stochastic processes that take 
place at the weakest location in the total volume covered by the RS medium; statistically, 
larger devices (areas >25 µm
2
) will show characteristics closer to those of dielectrically 
weaker locations, while real nanoscale devices (areas <100 nm
2
) will show characteristics 
closer to dielectrically stronger locations. As an example, it has been demonstrated that 
smaller device areas lead to higher forming voltages [59, 22]. Different forming voltages 
generate CFs with different sizes across the RS device, which strongly affects its 
characteristics and lifetime.  
For these reasons, it is always highly recommended to report the characteristics of RS 
devices for different device areas. The most recommendable is to go down to the nanoscale 
range, although that may be complex because the standard photolithography tools used in 
most universities and research institutes can only pattern devices with minimum lateral sizes 
of few micrometers (~3 µm). One option to pattern smaller devices is the use of EBL [52], 
but that may be more time consuming. In addition, the percentage of devices successfully 
fabricated (yield) via EBL is normally lower, as the removal of the polymer mask after metal 
deposition (lift-off process) may damage or detach the patterned metallic electrodes. 
Nanometer-scale RS devices have also been obtained using carbon nanotubes as the bottom 
electrode [152], or at the cross-point of two single-wall carbon nanotubes [153]. The latter 
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cell areas are of the order of 1 nm
2
 (limited only by the small nanotube diameter) and they 
represent the ultimate lower limit of RS cell dimensions. Their drawback is the difficulty in 
fabrication, and to date only individual devices [152-153] but no device arrays could be 
fabricated with this approach.  
Another option is the use of local characterization tools, such as scanning tunneling 
microscopy (STM) [28, 154] or CAFM [155]. In this case, the electrical stress can be applied 
to the STM/CAFM tip, which is placed directly on the RS medium (no top electrode 
deposition is necessary) to play the role of nanoscale top electrode (see Figure 9a). Using 
STM, lateral atomic resolution has been achieved when measuring ultra-thin materials, like 
graphene [156] (a conductor) and h-BN [157] (an insulator). However, such extraordinary 
ability has never been proven when studying an RS medium. STM has been used to detect 
enhanced conductivity at the edges of columnar structures in pristine, sputter-deposited 
silicon-rich SiO2 (SiOx where x ≈ 1.3) [158]. Ref. [158] demonstrated the possibility of 
switching in a wide spectrum of transition metal oxides using STM. Other studies include 
investigations of more advanced material systems [28, 159-166]. Although STM may provide 
better lateral resolution than CAFM due to the smaller tip radius and its operation in ultra-
high vacuum, STM presents three important problems limiting its use in RS studies: i) the 
samples need to show some intrinsic conductivity prior to switching, otherwise it is 
impossible to measure tunneling current. This dramatically limits STM studies of resistance 
switching to conductive, leaky or very thin materials; ii) the tip-sample distance is measured 
by evaluating tunneling current across the sample. This is a problem when measuring lateral 
scans, as one cannot know if a current increase or decrease is related to a change in the 
conductivity of the material (presence or absence of defects) or to a local topographic 
fluctuation of the RS medium; and iii) it is widely accepted that trustable STM measurements 
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need to be done in ultra-high vacuum, which enormously increases the complexity and slows 
down the overall experiments.  
CAFM is a more practical tool that can easily distinguish between topography and 
conductivity changes, as they are measured independently (the first one using an optical or 
piezoresistive system to detect the deflection of the cantilever containing the probe tip, and 
the second one using a current-to-voltage preamplifier [155]).  In CAFM experiments the 
effective area at the tip/sample junction (Aeff) —this is not the contact area, but the area 
across which the electrons can flow, which can be different [155]— may range between 1 
nm
2
 and 700 nm
2
, depending on the radius of the tip, stiffness of tip and sample materials, 
tip/sample contact force, and relative humidity of the environment [45], being ~50 nm
2
 [167] 
the most common/accepted value. Therefore, the CAFM can be used to prove the presence of 
RS in ultra-scaled MIM cells. When performing sequences of I-V sweeps to explore RS with 
a standard CAFM, some essential factors need to be considered: i) most commercial AFMs 
do not allow applying voltages above ±10V, which hinders the observation of the forming 
process in several samples; ii) most standard CAFMs just measure currents within 2-4 orders 
of magnitude. This makes visualizing the set and reset processes impossible, and only the 
shifts of the I-V sweeps (and their curvature change) can be detected (see Figure 9b). To 
solve these problems some manufacturers offer the possibility of using a logarithmic 
preamplifier [168-171] for current evaluation, but that module is expensive and not 
compatible with all CAFMs; iii) no CAFM can apply variable current limitation, which may 
produce undesired damage during the set process. It should be noted that most CAFMs show 
current saturation (see horizontal line in Figure 9b), but that not necessarily limits the current 
flowing across the tip/sample junction [172]; iv) measuring bipolar RS in metal oxides using 
a standard CAFM working in air conditions is very challenging because the relative humidity 
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of the environment produces a water meniscus at the tip/sample junction, which leads to local 
anodic oxidation (LAO) of the metal oxide [173-174]. Problems i), ii) and iii) can be solved 
by connecting an SPA directly to the CAFM tip and sample holder, while problem iv) can be 
solved by measuring in dry N2 or vacuum atmospheres, which minimize the formation of a 
water meniscus at the tip/sample junction. The suggested CAFM setup for studying RS via 
sequences of I-V sweeps is displayed in Figure 9c [47]. Using this setup, both forming and 
cycling can be in situ monitored (see Figure 9d). 
It is important to highlight that the CAFM cannot perform reliable endurance tests 
locally. The reason is that the tip of the CAFM experiences lateral thermal drift [175], which 
slowly moves it to a different location; we characterized the thermal drift to be ~10 nm/hour, 
although it may differ a lot from one CAFM to another. Moreover, in many cases RS 
involves large currents up to ~1 mA, which implies a current density at the tip/sample 
junction of ~10
9
 A/cm
2
, as Aeff is ~100 nm
2
 [176]. These ultra-high current densities are very 
harmful for all CAFM tips, and there is no tip capable of resisting such aggressive stress, 
even when using solid conductive tips [46] (which may lose their sharp shape due to material 
melting, and even adhesion of particles at the apex due to thermo-chemical reactions, which 
kills their conductivity). For these reasons, the maximum number of RS cycles collected at a 
single location with a CAFM reported is 100 [177-178]; therefore, the CAFM is an excellent 
tool for elucidating which locations of the sample show RS, but not enough reliable for 
conducting endurance tests. In Refs. [48-49] a CAFM working in dry N2 and connected to an 
SPA was used to demonstrate that the RS in polycrystalline HfO2 stacks only takes place at 
the grain boundaries, which are rich in defects [179]. Another important consideration is that 
the RS parameters measured with the CAFM tip (i.e. VSET, VRESET, IHRS) may vary a lot 
depending on the measurement conditions (i.e. environment [45, 180-181], tip diameter [167], 
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contact force [182]). Therefore, fitting one single I-V sweep collected with a CAFM to any 
tunneling equation is meaningless; such fittings should always be performed statistically [43, 
183].  
Similar to the sequences of I-V sweeps, the RS can also be studied from sequences of 
current maps [184-186]. The advantage compared to sequences of I-V sweeps is that the 
current maps can test much larger areas (typically 1 µm × 1 µm to 10 µm × 10 µm), which 
allows performing statistical analyses of the size and currents driven by the CFs [185]. 
Moreover, as the area in which the RS takes place is larger, this can be combined with 
chemical tools, such as energy dispersive X-ray spectroscopy (EDS) or X-ray photoelectron 
spectroscopy (XPS), to study the chemical changes involved in the switching [184]. 
Another interesting possibility is the application of set/reset stresses at the device level 
and later analyze the local conductivity changes via CAFM maps. Measuring current maps by 
placing CAFM tip on the metallic electrode is not a good choice because that may blur the 
shape and currents driven by the CFs due to the large lateral conductivity of the metal; in 
other words, the currents driven by one spot can be detected even when the tip is placed on 
the metal far from it [187], leading to a false CF size. Therefore, the top electrode needs to be 
removed before the CAFM scan. The main two options reported are: i) removing the top 
electrode via standard dry [188] or wet [186, 189] etching. In fact, this was the first type of 
RS experiment conducted using CAFM [189], and allowed for the first time detecting the 
changes on the size and resistivity of single CFs. This is the most common method, and it has 
been also used to remove the gate electrode in field effect transistors to analyze the reliability 
of the gate oxide after electrical stresses [190]. When using this method, it is very important 
to have a very large etching selectivity between the metallic electrode and the RS medium, 
otherwise the second one might be damaged, and the subsequent information collected via 
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CAFM may not be accurate; and ii) the tip of the CAFM has been used to etch (scratch) the 
entire top metallic electrode [191], and even the RS medium. While there is no question 
regarding the etching ability of the CAFM tip [192], the reliability of the associated current 
measurement is questionable due to fast tip degradation [46, 193], generation of local heats 
during the physical etching that may change the properties (e.g. phase) of the underlying RS 
medium, and difficulty of keeping a constant electrical field during the etching (that would 
require accurately changing the voltage after each scan). More works discussing the effect of 
these concerns and the overall validity of this technique are required. An interesting novel 
method is the use of an ionic liquid electrolyte for the device level experiment [194], as it 
allows being easily rinsed and the surface of the RS medium becomes exposed, perfect for 
carrying out CAFM experiments. More detailed explanations about the use of CAFM for the 
study of RS can be found in Refs. [195-196]. 
 
3.6. Switching mechanism   
 
When attempting to discover the physics underlying RS mechanisms through imaging, 
the overarching principle guiding experimental design must be realism. Real, deployable RS 
devices are made with certain materials, assembled into a certain geometry with a particular 
fabrication process, and are switched using some particular electrical stimulus provided by a 
background support architecture. At present, no imaging technology exists that is capable of 
peering into a real, unmodified RS device with sufficient spatial resolution to resolve the 
physical processes of interest. To explore these physical processes, one must arrange 
improved imaging access, either by modifying a real device, or by building a custom analog. 
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Inevitably the device that can be studied using the preferred imaging technique differs from a 
real device, if not at the beginning of the experiment, then by its conclusion. These 
differences can play an important role in dictating the imaged device’s function, and in 
extreme cases can obscure the physics that is the stated target of the entire investigation. 
So, the subject of an imaging experiment is necessarily a compromise between the 
ideal case of a real device, and the feasible case, which employs a device adapted for imaging. 
Given the necessity of this compromise, one must consider its consequences most carefully 
during two separate phases of the experimental investigation. First, during the experimental 
design phase, effort must be made to, within the experimental constraints, make choices that 
will minimize the potential of these compromises to create differences between the physics 
that will be observed in the imaged system, and the physics which occurs in the real, un-
imaged system. This step involves both guesswork as to what variables are most critical for 
maintaining a faithful representation, and also a cost-to-benefit analysis as to how much time, 
effort, and expense can be dedicated to controlling a given variable. A partial list of issues to 
consider, sorted into broad categories that necessarily have substantial overlap, is given 
below. 
Materials: Materials foreign to a real RS device can be introduced by focused ion 
beam, electron beam, and ion mill sample preparation, which can deposit or implant such 
substances as gallium, platinum, electrons, hydrocarbons, or noble gases. Additionally, active 
interfaces exposed to air can absorb any number of contaminants. Gallium in particular is 
likely to be a bad actor in a RS study, as it is both conductive and mobile at room temperature 
and above. 
Geometry: Geometric discrepancies from a real RS device can be topological or 
quantitative. In the former category, a topological difference is generated by introducing a 
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new interface or surface that connects the two electrodes. Such an interface allows for surface 
migration, a transport mechanism that is physically distinct from, and generally faster than, 
the bulk migration that must occur in many categories of real RS devices. Worse, these 
interfaces are often both variable and not well characterized: they might represent a layer 
damaged relative to the bulk during the sample preparation process, or they have been 
exposed to ambient atmosphere with varying levels of humidity and other contaminants. In 
the quantitative category, some experiments will scale a critical dimension such as the 
electrode area or separation for convenience of fabrication or imaging. Often the RS device is 
scaled toward larger sizes, sometimes by orders of magnitude. In the case of an electron-
transparent sample for in situ TEM studies, however, the device’s thinness can produce an 
unrealistically small thermal conductance to ambient temperature. Naturally dimensional 
changes of any sort can drastically alter, for instance, the statistics of device switching, the 
switching times, and the switching voltages required. 
Fabrication: As mentioned above, taking a real RS device and adding additional 
fabrication steps to prepare it for imaging can compromise the device function. However, 
while fabricating a custom device purely for the purpose of imaging an RS process (see 
Figure 10) can avoid the need for extra sample preparation steps, this approach can, 
depending on the fabrication process, still introduce possibly problematic discrepancies from 
real device function. For instance, by physically moving a mechanical probe, which serves as 
one electrode and might be coated with the barrier oxide, into contact with a counter 
electrode, one can form a device that shows RS characteristics and is amenable to imaging 
(Figure 10c). Another possibility is to fabricate an ultra-thin electron-transparent MIM 
structure and place a mechanical probe on the top electrode (Figure 10b). However, when 
doing these experiments two important considerations need to be taken into account: i) in the 
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first case (Figure 10c), the contact area, which defines the device size, shows a non-negligible 
degree of uncertainty; and ii) in both cases (Figures 10b and 10c) the tip/sample pressure is 
difficult to control. For this reason, when doing this experiments, it is recommendable first to 
characterize such parameters doing additional experiments using reference samples [11, 19]. 
Computational studies may also help to shed light into this issue. Another possibility is to 
fabricate a horizontal geometry, where both electrodes are deposited in a single step, either 
underneath or on top of the electrolyte (Figure 10d). As discussed above, this shortcut relative 
to the real, vertically-stacked RS device fabrication process (where the BE, electrolyte, and 
TE are put down sequentially) introduces a connecting interface. Of course, custom devices 
can also be fabricated in such a way that the materials are nominally identical with those 
found in a real device, but in practice behave much differently. For instance, a thermally 
grown oxide electrolyte might or might not perform like one put down with atomic layer 
deposition. 
Electrical: In a deployed device RS is affected by nanosecond-scale pulses with volt 
magnitudes, and the devices can switch millions of times without failure. Typical in situ 
imaging experiments operate in a quasi-DC regime with larger voltages, and manage 
anywhere from (most commonly) half of one switching cycle to a bare handful of full cycles. 
Even ex situ imaging experiments, which generally have much more realistic architectures, 
sometimes deliberately apply destructively large switching voltages to create conducting 
pathways that can be easily located for imaging. Stray capacitance quickly becomes 
problematic in systems where the switching voltages are generated remotely from the RS 
device. Minimizing cable lengths can help prevent device destruction. To date the 
characterization community has failed to image any RS device operating at a realistic speed 
for a large number of cycles. Clearly there is room for much improved realism in this area. 
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Supporting architecture: Real RS devices are found in arrays, with bit and word lines, 
and have transistors or some other selector device to mitigate the sneak path problem. 
Generally, in situ imaging experiments have made no attempt to incorporate this background 
architecture. Destructive ex situ imaging experiments, on the other hand, have extracted data 
from entirely realistic cross-point arrays. 
Imaging technique: In the case of an imaging technique such as scalpel AFM, the act 
of imaging has a profound and obvious effect –total destruction– on the RS device. The 
information that can be extracted from such a single snapshot is necessarily limited, a 
disadvantage counterbalanced by the advantage of the ability to probe an entirely realistic 
device architecture. However, a recent study reported serious concerns about the reliability of 
this technique when studying thin dielectrics (which is the case of RS devices) [193]. With 
electron microscopy-based imaging, the effects of imaging can be more subtle. Here the 
importance of cycling devices under both beam-on and beam-off conditions cannot be 
overstated. The sensitivity of an RS device to the electron beam may depend strongly on the 
device chemistry, e.g. conductive bridge RAM (CBRAM) or valence change memories 
(VCM). Cycling also allows one to distinguish between ageing or beam-induced imaging 
artifacts (e.g. beam-deposited contamination), and the bias-induced effects of interest. 
Thermal considerations: The operation of RS devices is often controlled by localized 
self-heating effects, especially in filamentary devices. Understanding heat and energy 
dissipation is crucial for the evaluation and design of devices (see also Section 4: simulation 
of RS) since most proposed switching mechanisms rely on thermally-activated processes 
such as defect generation, ionic transport etc [1]. Several unique structures have been used to 
evaluate the local temperature in resistive memory devices [197-199], and ultrafast transient 
electrical measurements were proposed to study an effective device temperature [200]. Yet, 
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detailed understanding of the switching and retention mechanisms in RS devices requires 
more thermal measurements, particularly spatially resolved temperature measurements in 
realistic device structures should be pursued. Experimental measurement of the local 
temperature in nanoscale devices is extremely challenging. The ultrafast transient technique 
[200] allows measuring realistic device structures but requires sub-nanosecond electrical 
measurement (or shorter than the thermal transient) and only an effective device temperature 
is obtained, which may be significantly different from the peak temperature [199]. Scanning 
thermal microscopy (SThM) [201-202] is a good candidate for measuring spatially-resolved 
temperature with nanoscale resolution in future work. The main challenges for SThM 
measurements are the calibration of its signal to device temperature, and the heat spreading 
across the top electrode which could limit its spatial resolution. It should be noted that any 
thermal measurement must also be accompanied by a good electro-thermal model. 
Remarks on experimental descriptions: The second time to carefully consider the 
compromises made in an experimental investigation is during the presentation of the results. 
The authors of an experimental study know well and have thought deeply about the 
limitations of their methods. It is incumbent upon them, as the experts, to explain in plain 
terms both their efforts to mitigate the confounding compromises inherent to their 
experimental design, and where these efforts may have fallen short. 
 
4. Simulation of RS: from material to devices and systems 
 
In the field of RS, simulations can be used to interpret experimental data, optimize 
processes and devices, project accelerated test results under specific operation conditions, 
predict performances, and screen new materials and device architectures. These computations 
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require the use of models linking material properties to devices and circuits performances. 
Thus, a hierarchical multiscale modeling structure is needed, which is comprised of three 
main levels that have to be tightly connected; i) material properties calculation: atomistic 
approaches including ab-initio methods are used to calculate fundamental material properties 
and defect characteristics; ii) device models: kinetic Monte Carlo (kMC) and finite elements 
methods (FEM) models are used to project the material properties into the electrical 
performances of devices, including variability and reliability; iii) semi-empirical/compact 
models: they are used in circuit simulations to assess the circuit/system performances starting 
from individual device characteristics. In this section, the main advantages and limitations of 
the different simulation approaches are discussed, including the experimental input needed 
for their calibration and verification.   
 
4.1. Microscopic models 
 
Atomistic models are paramount for better understanding of the physical processes in 
RS devices, such as creation, recombination, and diffusion of defect species, and their role in 
the switching and charge transport mechanisms (e.g., CF formation and dissolution, evolution 
of material’s structure, heat dissipation, and electrical conduction through these structures) 
[203-204]. Such models should account for the charge transport and the phenomena leading 
to RS. To properly catch the physics of RRAM devices regardless of their composition and 
resistive state, microscopic models should include three main components: i) the relevant 
defects-, atoms-, and materials-related phenomena (generation, recombination, drift, and 
diffusion of defects/atoms, clustering effects, structural and phase changes in the materials 
and related electrical/thermal/optical properties, reactions at interfaces) as well as their 
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interplay [205]. ii) Electron and ion transport models, including carrier tunneling 
mechanisms, defects sub-band creation, and generalized Landauer approach/ballistic 
transport. iii) Finally, a (kinetic) Monte Carlo engine should be included to account for the 
inherent stochasticity of defects-related phenomena and simulate their evolution.  
Available experimental information on the physical and chemical properties of 
materials (e.g., crystallographic and band structure, thermal conductivity, band-gap, work 
function) can be used for calibration of these models. The properties of the most relevant 
defects in each material (e.g. activation energies for the creation and recombination of defect 
species, their mobility within the insulator, defects thermal ionization and relaxation 
energies) are typically calculated using Density Functional Theory (DFT) and molecular 
dynamics (MD) simulations and can be compared to the results of electrical characterization 
experiments (e.g., time-dependent dielectric breakdown, variable ramp-rate and temperature 
switching, random telegraph noise characterization).  
This approach can provide a more detailed understanding of the complex physics 
underlying formation of CFs in different materials [205-208] and thus help to design devices 
for specific applications [209]. It can help to identify which material is best-suited for a given 
target application and provide a useful reference to calibrate appropriate semi-empirical and 
compact models. To use this approach, one does not require preliminary knowledge of the 
structure of CF, and it can handle complex material structures exhibiting multilayers (which 
are extensively investigated and proposed in the literature). On the other hand, creating these 
comprehensive and complex models requires significant simulation time (several days to 
several months) and the use of large sets of possible combinations of configurations and 
structural effects (in some cases not so well defined). Due to these limitations, it is critical to 
understand which particular processes to include into the model and which could be safely 
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excluded in order to obtain meaningful results while minimizing the simulation time. In many 
cases, such simulations are impossible without using high-capacity computational systems, 
which makes these models difficult to employ for simulations of circuits and systems.  
 
4.2.2. kMC/FEM models 
 
The simulation of the electrical characteristics of RS devices requires numerical models 
based on the 3-D FEM and kMC approaches. Besides simulating the electrical device 
behavior, both models allow reproducing the physical phenomena occurring in RS devices 
during operation and reliability tests. 
FEM models simulate electron, ion, and heat transport by differential equations based 
on quasi-classical models, Poisson’s equation for the electric field distribution and current 
continuity, Fourier’s law for heat generation/diffusion, and a drift-diffusion model to describe 
ionic motion [210]. Density gradient induced diffusions and electric field driven drifts control 
the ionic migrations occurring by hopping across energy barriers determined by DFT 
methods. This thermally-activated ion-migration process emphasizes the key role played by 
the temperature, which accelerates the ionic migration, thus requiring a careful simulation of 
Joule heating effects [211-214]. This is particularly relevant for filamentary switching, where 
electrical conduction is strongly confined at a conductive filament, CF. Defects such as 
oxygen vacancies and metallic impurities act as dopants for the oxide film, hence their 
migration can result in a change of CF shape, which in turn affects the device conductivity 
[215-217].  
kMC models represent another approach to simulate the electrical characteristics and 
physical processes happening in RRAM devices. The main difference compared to FEM 
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models is that kMC models account for the individual contributions of defects/ions/vacancies, 
which allows simulating variability and reliability including statistics. Among the physical 
processes considered beyond those already accounted for by FEM models, it is worth 
mentioning the generation and recombination of oxygen vacancies, which play a crucial role 
in both forming and switching, and trap assisted tunneling (TAT), which is the main charge 
transport mechanism before forming and in reset conditions [218-219].  
Both FEM and kMC models have been shown to accurately agree with a broad range of 
experimental characteristics, including set and reset transitions under DC and pulsed 
conditions [220-221]. Typically, FEM allows describing the average device behavior, 
whereas kMC methods can capture current fluctuations and RS variability. In addition, kMC 
models can also describe the forming operation, allowing avoiding any assumption on the CF 
shape/composition considered in switching simulations [222]. Both FEM and kMC models 
require input material parameters calculated using DFT calculations, and need to be 
calibrated on electrical device characteristics.  
 
4.3. Semi-empirical/compact models 
 
The development of RRAM based circuits and systems requires compact RRAM device 
model running in Spice-like simulation environment [223-228]. These compact models rely 
on conceptual simplifications (e.g. the idea of a conductive filament with a given shape, e.g. 
cylindrical or conical) and physical assumptions inferred from empirical measurements [102, 
229-230]. A variety of semi-empirical models have been proposed, which assume that the 
CF/s in RRAMs behaves as: i) an ohmic conductor, ii) an hourglass-shaped quantum-point 
contact, iii) a space-charge region, iv) a semi-conductive region that may create a Schottky 
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junction with the electrodes, v) a highly-defective region in the dielectric in which either 
hopping conduction or de-localized transport may occur.  The charge transport mechanism 
can be estimated by fitting the shape and magnitude of the I-V sweeps obtained in the 
experiments (in both LRS and HRS) using models formulated using compact expressions, 
such as Schottky or Poole-Frenkel emission, variable- or fixed-range hopping, Landauer 
formula (ballistic transport), Ohm’s law, and tunneling (direct, Fowler-Nordheim or trap-
assisted). The switching mechanisms, properly modeled using FEM and/or kMC approaches, 
can be included by simplifying the differential equation modeling ion/vacancy motion, 
generation, and recombination using empirical expression accounting also for the voltage and 
temperature dependence of the physical processes [227-228, 232-233].  
Compact models are calibrated on FEM/kMC simulations and I-V sweeps measured 
under different conditions, which depends also on model parameters (e.g., Schottky barrier 
height, Poole-Frenkel barrier, hopping range, number of open Landauer channels, CF 
resistivity thermal resistance and capacitance, among others).  
 
5. Discussion, perspectives and challenges 
 
Although RS is a phenomenon known for over half a century [10], research in RS 
devices did not become exhaustive and widespread until 2008. During the last decade RS 
devices have been improved in terms of size, switching speed, power and energy 
consumption, endurance, and data retention. Some RS based devices have been 
commercialized (but still limited to small-capacity embedded memory of microcontrollers). 
While developing RS based NVMs for massive information storage still remains a challenge, 
mainly due to spatial and temporal variability problems, solving those challenges will bring 
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enormous benefits to computing systems (e.g. reduce fabrication costs and enhance 
information storage performance). Furthermore, RS devices are expected to revolutionize the 
field of neuromorphic computing, as they can be used as electronic synapses in artificial 
neural networks. For these reasons, it is expected that RS devices will be a topic of intense 
research during the next decade. 
During the past ten years a large number of RS studies have been reported. 
Unfortunately, we observed that many of them: i) don’t provide enough information to 
reproduce the experiments, ii) use device structures that are not relevant/realistic from a 
technological point of view, iii) omit essential figures of merit, or iv) make claims that are not 
well supported by rigorous experimental or computational data. As a guide for RS scientists, 
Table 2 summarizes the essential information that an ideal RS study should include. 
When fabricating a RS test structure, small device areas are preferred. Using a 
substrate that serves as common electrode and large (>25 µm
2
) top electrodes is not a good 
practice because the information obtained on a very large device may not be applicable to 
smaller devices of sizes relevant to real applications, especially in HRS (IHRS and VSET). If 
that cannot be avoided one needs to prove the presence of RS at the nanoscale using 
experimental techniques (CAFM or in situ TEM). The use of planar devices (which work 
under electromigration or grain boundaries modification phenomena) is not realistic for 
technological applications due to their large size, high cell-to-cell variability and difficulty to 
control the switching. We note that in several RS papers (unfortunately too many) essential 
information about the fabrication of the devices is missing, for example: i) the lateral size of 
the vertical MIM cells, and ii) the composition of the electrodes/dielectric. The first case is 
typical of some authors based at universities, who use large MIM sizes (due to the lack of 
photolithography or EBL in their labs) and neglect to discuss the device size as an important 
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weakness. Some works vaguely mention the MIM cell size in the supporting material, while 
it should be clearly stated in the main text. Actually, the MIM cell size is so important that 
some authors even indicate it in the title [59], which is appreciated. And the second is more 
typical in reports coming from some companies, which intend to advertise their work without 
disclosing proprietary information. More open disclosure of key process information will 
only help to advance this field.  
When characterizing a device, it is important to provide enough data supporting the 
usefulness of the RS mechanism, and these data need to be collected in a rigorous manner. 
The main problem that we observed in this direction is the lack of figures of merit in several 
papers. We would like to emphasize again that displaying one/few I-V sweeps showing set 
and reset transitions does not demonstrate the presence of RS in a MIM cell, even if the 
authors use a new material and aim at showing a proof-of-concept. RS devices are much 
more sophisticated than that, and competent RS studies must include endurance, retention, 
speed, power, energy, scalability, and variability information. Moreover, the switching 
mechanism must be discussed using experimental and/or computational evidences, instead of 
speculative schematics without any scientific data that supports them. Schematics and 
drawings claiming the movement of atoms inside the MIM cell must be supported by atomic 
scale chemical analyses or computational studies, otherwise they are simple speculations and 
should be understood as such. The most important figure of merit missing in most RS papers 
is the variability, which is especially important in works claiming multilevel RS observations. 
Finally, in some cases, we observed that the characterization methods used to assess the 
figures of merit are not the most appropriate. In this direction, the use of current-blind PVS in 
incipient MIM structures is one of the most remarkable problems. While this method is valid 
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for well-established devices, in prototype devices made of novel materials it should be 
avoided; in these cases current-visible PVS are highly recommended. 
 
6. Conclusions 
 
The study of RS phenomena and RS devices can be accomplished in several different 
ways, and therefore the usefulness and impact of the findings reported will be different. 
Impactful RS studies should be performed in small (<25 µm
2
) cells, preferably with cross-bar 
structure but also including information about isolated cross-point devices. It is strongly 
recommended to study the RS locally using CAFM and TEM, and such analyses become 
mandatory when the area of the devices analyzed is >25 µm
2
. The material interfaces need to 
be flat (RMS <400 pm), clean and, to the extent possible, free of oxygen and moisture from 
the environment.  
The main figures of merit to present in a RS study are: i) endurance plot, typically 
RHRS/RLRS vs. cycle. It is important to conduct experiments that measure the RHRS/RLRS in 
each cycle, and claiming endurances of millions of cycles but showing endurance plots with 
few and very spaced data points should be avoided when working with prototypes (current-
blind PVS combined with DC measurement of the state resistance should be used only in 
optimized devices at the industrial stage). Current-visible PVS is highly recommended. ii) 
State retention plot, typically an I-t curve. It is important to indicate the read voltage and the 
temperature used during the CVS applied for collecting the I-t curve, as well as current 
limitation used during the state transition (I-V sweep or PVS experiment applied right before 
to the I-t curve). iii) Switching time and energy consumption, which can be calculated in the 
same experiment. This experiment requires the use of PVS, and if any series device (resistor, 
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transistor) is connected, its location (internal/external) should be described. iv) Variability. 
Information about how many devices were measured, number of cycles per device and 
dispersion of the main RS parameters (VSET, VRESET, IHRS, ILRS) is necessary, and mandatory 
in multilevel devices. This is of utmost importance, as variability is the main problem of RS 
technologies. v) Switching mechanism. Although it is very complex, the atomic 
rearrangements producing the transition between HRS and LRS and vice versa should be 
analyzed. In situ TEM combined with chemical analyses is recommendable. Drawing 
schematics without any nanoscale experimental evidence is just a mere speculation, and 
should not be interpreted as such. Furthermore, the use of multilevel computational methods 
is strongly recommended to complement the experiments and gain additional knowledge 
about the switching mechanism. 
Except in the case of variability information (which should always be provided), 
failing to provide one of these figures of merit in a RS study might be acceptable, as 
collecting such large amount of data sets may not be possible for all researchers. What should 
be avoided by all means is to make exaggerated claims based on insufficient experiments, as 
that produces false knowledge (e.g. overestimation of endurance and state retention time). 
But the starting point is always a correct device fabrication, otherwise all the experiments 
coming later might be irrelevant. Adopting these recommendations in future RS reports 
would help the scientific community evaluate their real usefulness and impact, serving the 
overall development of reliable RS technology. 
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1T1R   1-Transistor/1-Resistor 
2D   Two-dimentional 
3D   Three-dimentional 
Aeff   Effective Area 
ALD   Atomic Layer Deposition 
BE   Bottom Electrode 
BD   Breakdown 
CAFM   Conductive Atomic Force Microscope 
CBRAM                     Conductive-bridging Random Access Memory 
CF   Conductive Filament 
CL   Current Limitation 
CMOS                        Complementary Metal-Oxide-Semiconductor 
CVD   Chemical Vapor Deposition 
CVS   Constant Voltage Stress 
DFT   Density Functional Theory 
EBE   Electron Beam Evaporation 
EBL   Electron Beam Lithography 
EDS   Energy Dispersive X-ray Spectroscopy 
FEM   Finite Element Method 
h-BN   Hexagonal Boron Nitride 
HRS   High Resistive State 
kMC   Kinetc Monte Carlo 
LAO   Local Anodic Oxidation 
LRS   Low Resistive State 
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MD   Molecular Dynamics 
MIM   Metal/insulator/metal 
MIS                            Metal/insulator/semiconductor 
MoS2   Molybdenum Disulfide 
MoSe2                        Molybdenum Diselenide 
NMTRI                      Non-volatile Memory Technology Research Initiative 
NVM   Non-volatile Memory 
PCM   Phase Change Memory 
PSV   Pulsed Voltage Stress 
PtSe2                           Platinum Diselenide 
RMS                           Root Mean Square 
RRAM  Resistive Random Access Memory 
RS   Resistive Switching 
RVS   Ramped Voltage Stress 
SEM   Scanning Electron Microscopy 
SPA   Semiconductor Parameter Analyzer 
SThM   Scanning Thermal Microscopy 
STM   Scanning Tunneling Microscopy 
TAT   Trap Assisted Tunneling 
TDDB   Time-dependent Dielectric Breakdown 
TE   Top Electrode 
TEM   Transmission Electron Microscopy 
TMDs   Transition Metal Dichalcogenides 
TMOs   Transition Metal Oxides 
  
 
This article is protected by copyright. All rights reserved. 
 
VCM                           Valence Change Mechanism 
WS2   Tungsten Disulfide 
WSe2   Tungsten Selenide 
XPS   X-ray Photoelectron Spectroscopy 
 
 
 
 
 
 
 
 
 
 
 
Table 1: Technology requirements for RS based NVMs vs. best performances reported for RS based NVMs. 
The ION/IOFF ratio is not strictly a technology requirement, but it is a reference parameter usually compared in 
RRAMs. Reproduced with permission from Ref. [7], Copyright Wiley-VCH, 2017. The column "Ref." refers to 
the references of the paper from which it was extracted (that is Ref. [7]). 
 
 
Parameter 
Technology 
requirements 
TMOs based RRAMs 
Best performances Device structure Ref. 
Operating 
voltages 
< 1V 
0.3V Ti/HfO2/TiN 42 
0.1V Pt/Ni/Al2O3/SiO2/Si 44 
-0.2V (set) / 0.5V (reset) Pt/TiO2/Pt  112 
Power ~ 10 pJ/transition 0.1 pJ/transition TiN/Hf/HfOX/TiN 32 
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consumption 
0.1-7 pJ/transition Al/Ti/Al2O3/s-CNT 45 
Switching 
time 
< 10 ns/transition 
300 ps TiN/TiOX/HfOX/TiN 33 
<10 ns Al/Ti/Al2O3/s-CNT 45 
∼ ns level Cu/Al2O3/aSi/Ta 46 
Endurance >10
9
 cycles 
10
12
 cycles Pt/Ta2O5-X/TaO2-X/Pt 34 
5 × 10
9
 cycles Pt/TaOX/Pt 364 
>10
12
 cycles  Ta/TaOX/TiO2/Ti 112 
10
10
 cycles  Pt/TaOX/Ta 346 
10
11
 cycles W/AlO/TaOX/ZrOX/Ru 347 
Data retention >10 years 
>10 years@ 85°C Pt/Al2O3/HfO2/Al2O3/TiN/Si 47 
>10 years @ 85°C Pt/TaOx/Pt 364 
MIM cell Size 576 nm
2
 
5 nm
2
 
TaN/TiN/Zr/HfO2/CAFM tip 296 
10 nm × 10 nm TiN/Hf/HfOX/TiN 32 
ION/IOFF ratio 10
6
 
3 × 10
6
 Ni/GeO/STO/TaN 348 
2 × 10
6
 Pt/Gd2O3/Pt 350 
 
 
Table 2: Ideal list of parameters to be provided in a RS study. 
 
Parameter Recommendation 
Device structure 
 
 Cross-bar recommended (Figure 1c), cross-point is also OK (Figure 1b) 
 Common BE structure only if unavoidable 
 Planar structures are not competitive, should be used only for in situ TEM 
characterization 
Thin films  
deposition 
 Don't pattern electrodes using silver paint 
 Don't form oxides by exposure to natural air 
 Indicate the thickness of both electrodes and RS medium 
 Clarify if the devices were purchased or self made 
Device area  
and scalability 
 
 Clearly state the lateral size of the MIM cells in the main text 
 Area <104 nm2 is recommended (see Figure 1d) 
 Area <25 µm2 is strongly recommended (see Figure 1b) 
 If device size >25 µm2, CAFM (Figures 9a and 9d) or in situ TEM (Figure 10) 
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are needed to demonstrate scalability of the RS 
Electrical 
characterization  
setups 
 Use integrated resistors or transistors to limit the current (Figure 7a) is better 
than the current limitation of the SPA (due to overshoot problem) 
 When using CAFM, logarithmic preamplifier or external SPA connection is 
recommended to apply/measure high voltages/currents (Figure 9c). For bipolar 
RS on oxides, the use of N2 or vacuum chambers is necessary (Figure 9c) 
 If CAFM is used, indicate the properties of the tip (material, tip radius, spring 
constant) and atmosphere. Solid metallic probes are recommended 
Endurance  
 
 Indicate if RHRS/RLRS was studied via I-V sweeps, current-visible PVS or current-
blind PVS. Always indicate the pulse sequence used 
 Current-visible PVS (Figure 5b) is highly recommended for the first 106-107 
cycles. When measuring endurances >10
7
 cycles, current-blind PVS may be used 
to keep a low testing time.  
 When using current-blind PVS to study extreme endurances, acquiring >50 
RHRS/RLRS data points per decade is necessary 
 Claiming endurances of millions of cycles showing endurance plots with few 
(<100) very spaced data points (Figure 5c) is NOT OK, especially when working 
with prototype devices using novel materials. In such devices RHRS and RLRS 
should be measured in each cycle (Figure 5b) 
State retention 
 
 Indicate the current limitation used for the set (Figure 6a) 
 Indicate if high temperatures were used or not (Figure 6b) 
 Indicate the read voltage 
 In electronic synapses, statistical study of the relaxation is necessary (Figure 6c)  
Switching time  
and energy 
consumption 
 Carefully describe the setup used for this measurement (Figure 7a) 
 Indicate the minimum time detectable with your setup (resolution) 
 Monitor several cycles of set/reset current (Figures 7b and 7c) 
Variability 
 
 Indicate how many devices were measured 
 Indicate how many cycles per device were measured (Figures 8a and 8b) 
 Indicate what is the dispersion of VSET, VRESET, IHRS, ILRS from cycle-to-cycle and 
from cell-to-cell (Figure 8) 
 In multilevel devices cell-to-cell variability information is mandatory 
Switching 
mechanism 
 
 In situ atomic scale chemical studies are recommended (Figure 10) 
 Indicate the thickness of the lamella used in the TEM 
 Schematics describing RS without atomic scale chemical measurements is just 
an speculation, not a demonstration 
 Indicate the lateral resolution of the technique used 
Simulation 
 
 Indicate the models and numerical methods used (Figure 11) 
 Indicate the assumptions made 
 Indicate the simulation time 
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Figure 1: Common structures for the study of RS devices. SEM images of the three main 
types of structures commonly used to study resistive switching. (a) TE deposited on blanket 
samples with a common BE, (b) Isolated cross-point RS devices, (c) cross-bar structure 
formed by multiple cross-point structures interconnected. (d) Cross-sectional TEM image of a 
28 nm wide MIM structure. (a,b) Reproduced with permission.[42] Copyright 2018, Wiley-
VCH. (c) Reproduced with permission.[55] Copyright 2016, Springer Nature. (d) Reproduced 
with permission.[60] Copyright 2017, Royal Society of Chemistry. 
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Figure 2: Using photolithography vs. shadow mask. Topographic AFM maps of the surface 
of a Si wafer (a) as-purchased and (b) after deposition and removal of a photoresist (before 
metal deposition). Despite intense cleaning, the surface always includes some rests of 
photoresist residues that are impossible to avoid. (c) Optical microscope photograph of a 
standard shadow mask patterned mechanically. The size of the holes is 50 µm × 50 µm. (d) 
SEM image of a laser patterned shadow mask. The inset shows a zoomed image of the hole. 
(e), (f) and (g) are the cross sectional TEM images collected in a sample like that of Figure 
1a, below, near and far from the electrode (respectively). (h) Large-area SEM image of an 
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area outside (but near) the electrode. Panels (e)-(h) demonstrate that using a shadow mask 
rests of metal can penetrate below it, propagating below the shadow mask (<1µm).  
 
 
Figure 3: Fabrication issues of RS cells made of 2D materials. (a) Optical microscope image 
of a single layer graphene sheet with several cracks, wrinkles and multilayer islands. When 
transferring ~6 layers thick graphene using exactly the same method a much lower amount of 
cracks (in some cases even negligible) has been observed. Schematic of (b) a metal/h-
BN/metal and (c) a metal/graphene/TMO/metal RS device. If the 2D material is monolayer 
the formation of cracks is much easier, and this would produce shorted devices in the 
metal/h-BN/metal ones, and accumulation of CFs at the cracks in the 
metal/graphene/TMO/metal ones. (d) Schematic (top) and equivalent electrical circuit (down) 
of a Metal/graphene/insulator/graphene/metal RS cell under bias (VA). The cell includes one 
polymer (PMMA) residue and one wrinkle. The schematic indicates that the RS event will 
never take place at those locations, as the BD (CF formation) takes place at the weakest 
location of the sample, and they are more resistive.   
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Figure 4: Types of RS characteristics. (a), (b) Typical I-V sweeps showing one cycle of and 
bipolar RS, inducing the set with positive and negative polarities (respectively). (c), (d) 
Typical I-V sweeps showing the presence of and unipolar and threshold RS (respectively). 
For bipolar RS one entire cycle expands to two quadrants of the Cartesian axis (1
st
 and 3
rd
), 
while unipolar and threshold are confined to only one, which can be either the 1
st
 (positive 
set) or the 3
rd
 (negative set). (a,c) adapted with permission.[1] Copyright 2016, Wiley-VCH.  
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Figure 5 (see caption in next page) 
 
 
 
 
Figure 5: Endurance plots collected by three different methods. (a) By measuring several I-V 
curves and extracting the resistance at -0.1V. (b) By using pulse stresses recording the current 
simultaneously and calculating the resistance for each cycle (namely current-visible PVS). (c) 
By using pulsed stresses without measuring the current simultaneously (namely current-blind 
PVS). The resistance is extracted by stopping the tests and collecting one I-V curve, and 
extracting the value of the resistance in that specific cycle. Method (a) is too slow and the 
stresses applied do not correspond to the real functioning of the devices, although it can prove 
switching in each single cycle. Method (c) is faster uses realistic stresses, but it cannot 
properly prove the switching in all the cycles. Method (b), which is the recommended one, is 
faster and proves the switching in each single cycle. (a) Reproduced with permission.[9] 
Copyright 2017, Wiley-VCH. (b) Reproduced with permission.[116] Copyright 2010, 
American Institute of Physics. (c) Reproduced with permission.[13] Copyright 2007, 
American Institute of Physics.  
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Figure 6: Measuring the retention and relaxation times of RS devices. (a) II-t curves, 
collected using VREAD = 0.1 V, showing the retention of the LRS; as it can be observed, it 
strongly depends on the current limitation used. (b) Arrhenius plot of data retention properties 
of TaOx memory cells. (c) Use of pulsed tests to monitor the relaxation of RS devices 
showing threshold type RS. This test is especially useful to study RS devices for 
neuromorphic applications and short term plasticity. (a) Reproduced with permission.[22] 
Copyright 2018, IEEE. (b) Reproduced with permission.[129] Copyright 2008, IEEE. (c) 
Reproduced with permission.[134] Copyright 2017, Springer Nature. 
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Figure 7: Switching time and Energy consumption. (a) Schematic of the setup recommended 
for the characterization of the switching time and energy in RS devices. The bias is applied 
using a pulse generator, and a series resistor is used to limit the current across the device in 
LRS. (b) Voltage and (c) current signals be measured with the oscilloscope. Reproduced with 
permission.[140] Copyright 2012, IEEE. 
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Figure 8:  Statistical analyses to evaluate variability of RS devices. (a) and (b) I-V sweeps 
showing the typical bipolar RS behavior during 100 cycles. (c) shows the histogram of VSET 
and VRESET for 100 I-V sweeps measured in the same device. (d) shows the histogram of RHRS 
and RLRS for 100 I-V sweeps measured in the same device. (e) I-V sweeps collected in 
different groups of devices; the median of each group (Ti, HfO2, Al) is highlighted in bold. 
(f) Superimposed cumulative probability plot of VSET for 12 different devices. (g) Endurance 
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plot of 7 devices superimposed (empty symbols correspond to RHRS and crossed symbols to 
RLRS). In this plot only 100 cycles have been plot for clarity, as the goal is to analyze the 
variability. (h) Median I-V sweep of 15 devices; for each device at least 100 cycles were 
measured. (a,b) Reproduced with permission.[144] Copyright 2014, IEEE . (e) Reproduced 
with permission.[145] Copyright 2014, IEEE .  
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Figure 9: Nanoscale study of RS using CAFM. (a) Schematic of a nanosized MIM structure 
using the tip of the CAFM as top electrode. (b) Typical IV curves collected with standard 
CAFMs showing RS. The set and reset processes cannot be observed, just shifts. (c) block 
diagram of an SPA connected to a CAFM tip working in vacuum for nanoscale bipolar RS 
characterization. This is the recommended setup for nanoscale RS characterization . (d) I-V 
curves showing bipolar RS behavior, which have been collected with the setup shown in 
panel (c). The blue dashed line is the voltage and current range covered by the setup shown in 
panel (c) can work. The inset shows the block diagram of an standard CAFM, which can only 
measure the window highlighted with red dashed lines. (b) Reproduced with 
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permission.[234] Copyright 2006, Springer Nature. (c,d) Adapted with permission.[47] 
Copyright 2014, The Electrochemical Society. 
 
 
Figure 10: In situ TEM characterization of RS. (a) TEM image of a W/SiO2/Ag structure after 
being polarized for 180 s and 437 s at 8V, showing the formation of a CF across the 
dielectric. The scale bars in (a) are 20 nm. (b) TEM image showing a tungsten tip 
approaching to a MIS sample with patterned nanopillars for in situ RS characterization. 
Schematic of MIM cells made using two metallic probes, one of them coated (c), and ultra 
thin insulating membranes where the electrodes and dielectrics are arranged planar (d) or 
slanted (e). (a) Reproduced with permission.[19] Copyright 2014, Springer Nature. (b) 
Reproduced with permission.[11] Copyright 2015, Wiley-VCH. (c) Reproduced with 
permission.[19] Copyright 2014, Springer Nature. (d) Reproduced with permission.[236] 
Copyright 2016, IEEE. (e) Reproduced with permission.[237] Copyright 2015, the American 
Chemical Society.  
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Figure 11 (see caption in the next page) 
Figure 11: Schematics on the simulation models used for RRAM device characterization, 
describing the provided information level and detail. In multiscale approaches the 
information provided by a higher level model is transferred and embedded in the 
approximations used by the other models. The choice of a model is routinely determined by 
the agreement between the physical accuracy needed and the available simulation time. The 
figures shown in the Ab Initio Model section are for Al:HfO2: Reproduced with 
permission.[238] Copyright 2017, IEEE. Reproduced with permission.[239] Copyright 2006, 
AIP Publishing LLC. Figures for Monte Carlo Model have been (from top to bottom): 
Reproduced with permission.[216] Copyright 2015, Royal Society of Chemistry. Reproduced 
with permission.[240] Copyright 2011, IEEE Electron Devices Society. In the same way, the 
figures of Finite elements section: Reproduced with permission..[241] Copyright 2011, IEEE 
Electron Devices Society. Reproduced with permission.[212] Copyright 2013, AIP 
Publishing LLC. Reproduced with permission.[242] Copyright 2011, AIP Publishing LLC. 
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Finally, the figures for Compact Model: Reproduced with permission. [223] Copyright 2016, 
IOP Publishing. Reproduced with permission.[231] Copyright 2015, IEEE Electron Devices 
Society. reproduced with permission. 2015.[51] Copyright 2012, IEEE.  
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Resistive switching (RS) studies can build different prototype cells, perform different 
experiments, display different figures of merit, and develop different computational analyses. 
Therefore, their real usefulness and impact in RS technologies may be completely different. 
Herein, the preferred methods to fabricate, characterize and simulate RS devices are 
discussed. Studies following these recommendations are expected to be more useful.  
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